


SN54HC193, SN74HC193 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

SCLS122B – DECEMBER 1982 – REVISED MAY 1997

- Look-Ahead Circuitry Enhances Cascaded Counters
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

SN54HC193 . . . J OR W PACKAGE
SN74HC193 . . . D OR N PACKAGE
(TOP VIEW)



description

The 'HC193 are 4-bit synchronous, reversible, up/down binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count (clock) input (UP or DOWN). The direction of counting is determined by which count input is pulsed while the other count input is high.


All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the load (LOAD) input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear (CLR) input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and LOAD inputs.

These counters were designed to be cascaded without the need for external circuitry. The borrow (\overline{BO}) output produces a low-level pulse while the count is zero (all outputs low) and DOWN is low. Similarly, the carry (\overline{CO}) output produces a low-level pulse while the count is maximum (9 or 15) and UP is low. The counters can then be easily cascaded by feeding \overline{BO} and \overline{CO} to DOWN and UP, respectively, of the succeeding counter.

The SN54HC193 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC193 is characterized for operation from -40°C to 85°C .

SN54HC193 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54HC193, SN74HC193 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

SCLS122B – DECEMBER 1982 – REVISED MAY 1997

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

SN54HC193, SN74HC193
 4-BIT SYNCHRONOUS UP/DOWN COUNTERS
 (DUAL CLOCK WITH CLEAR)

SCLS122B - DECEMBER 1982 - REVISED MAY 1997

logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.


SN54HC193, SN74HC193 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

SCLS122B – DECEMBER 1982 – REVISED MAY 1997

typical clear, load, and count sequence

The following sequence is illustrated below:

1. Clear outputs to 0
2. Load (preset) to binary 13
3. Count up to 14, 15, carry, 0, 1, and 2
4. Count down to 1, 0, borrow, 15, 14, and 13



NOTES: A. CLR overrides $\overline{\text{LOAD}}$, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.

SN54HC193, SN74HC193
4-BIT SYNCHRONOUS UP/DOWN COUNTERS
(DUAL CLOCK WITH CLEAR)

SCLS122B – DECEMBER 1982 – REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	113°C/W
N package	78°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		SN54HC193			SN74HC193			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$		1.5	$V_{CC} = 2\text{ V}$		1.5	V
		$V_{CC} = 4.5\text{ V}$		3.15	$V_{CC} = 4.5\text{ V}$		3.15	
		$V_{CC} = 6\text{ V}$		4.2	$V_{CC} = 6\text{ V}$		4.2	
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$		0	0.5	$V_{CC} = 2\text{ V}$		V
		$V_{CC} = 4.5\text{ V}$		0	1.35	$V_{CC} = 4.5\text{ V}$		
		$V_{CC} = 6\text{ V}$		0	1.8	$V_{CC} = 6\text{ V}$		
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		0	V_{CC}		V
t_t^\ddagger	Input transition (rise and fall) time	$V_{CC} = 2\text{ V}$		0	1000	$V_{CC} = 2\text{ V}$		ns
		$V_{CC} = 4.5\text{ V}$		0	500	$V_{CC} = 4.5\text{ V}$		
		$V_{CC} = 6\text{ V}$		0	400	$V_{CC} = 6\text{ V}$		
T_A	Operating free-air temperature	–55	125		–40	85		°C

‡ If this device is used in the threshold region (from $V_{ILmax} = 0.5\text{ V}$ to $V_{IHmin} = 1.5\text{ V}$), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_t = 1000\text{ ns}$ and $V_{CC} = 2\text{ V}$ does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



SN54HC193, SN74HC193
4-BIT SYNCHRONOUS UP/DOWN COUNTERS
(DUAL CLOCK WITH CLEAR)

SCLS122B – DECEMBER 1982 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	T _A = 25°C			SN54HC193		SN74HC193		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL}	I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9	V	
			4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
V _{OL}	V _I = V _{IH} or V _{IL}	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
I _I	V _I = V _{CC} or 0		6 V		±0.1	±100		±1000		±1000	nA
I _{CC}	V _I = V _{CC} or 0, I _O = 0		6 V			8		160		80	μA
C _i			2 V to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C		SN54HC193		SN74HC193		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0	4.2	0	2.8	0	3.3	MHz
		4.5 V	0	21	0	14	0	17	
		6 V	0	24	0	16	0	19	
t _w	CLR high	2 V	120		180		150		ns
		4.5 V	24		36		30		
		6 V	21		31		26		
	LOAD low	2 V	120		180		150		
		4.5 V	24		36		30		
		6 V	21		31		26		
	UP or DOWN high or low	2 V	120		180		150		
		4.5 V	24		36		30		
		6 V	21		31		26		
t _{su}	Data before LOAD inactive	2 V	110		165		140		ns
		4.5 V	22		33		28		
		6 V	19		28		24		
	CLR inactive before UP↑ or DOWN↑	2 V	110		165		140		
		4.5 V	22		33		28		
		6 V	19		28		24		
	LOAD inactive before UP↑ or DOWN↑	2 V	110		165		140		
		4.5 V	22		33		28		
		6 V	19		28		24		
t _h	Data after LOAD inactive	2 V	5		5		5		ns
		4.5 V	5		5		5		
		6 V	5		5		5		



SN54HC193, SN74HC193
4-BIT SYNCHRONOUS UP/DOWN COUNTERS
(DUAL CLOCK WITH CLEAR)

SCLS122B – DECEMBER 1982 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC193		SN74HC193		UNIT		
				MIN	TYP	MAX	MIN	MAX	MIN	MAX			
f_{max}			2 V	4.2	8		2.8		3.3	MHz			
			4.5 V	21	55		14		17				
			6 V	24	60		16		19				
t_{pd}	UP	\overline{CO}	2 V		75	165		250		205	ns		
			4.5 V		24	33		50		41			
			6 V		20	28		43		35			
	DOWN	\overline{BO}	2 V		75	165		250		205			
			4.5 V		24	33		50		41			
			6 V		20	28		43		35			
	UP or DOWN	Any Q	2 V		190	250		375		315			
			4.5 V		40	50		75		63			
			6 V		35	43		64		54			
			\overline{LOAD}	Any Q	2 V		190	260		390			325
					4.5 V		40	52		78			65
					6 V		35	44		66			55
t_{PHL}	CLR	Any Q	2 V		170	240		360		300	ns		
			4.5 V		36	48		72		60			
			6 V		31	41		61		51			
t_t		Any	2 V		38	75		110		95	ns		
			4.5 V		8	15		22		19			
			6 V		6	13		19		16			


operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance	No load	50	pF


SN54HC193, SN74HC193
4-BIT SYNCHRONOUS UP/DOWN COUNTERS
(DUAL CLOCK WITH CLEAR)

SCLS122B – DECEMBER 1982 – REVISED MAY 1997


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- NOTES: A. C_L includes probe and test-fixture capacitance.
 B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
 C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 D. The outputs are measured one at a time with one input transition per measurement.
 E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.