SCLS115B – DECEMBER 1982 – REVISED MAY 1997

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.

The SN54HC164 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74HC164 is characterized for operation from -40° C to 85° C.

SN54HC164 J OR W PACKAGE
SN74HC164 D OR N PACKAGE
(TOP VIEW)

A	1	\cup	14	V_{CC}
в [2		13	QH
Q _A [3		12	Q_G
Q _B [11	Q_F
Q _C [5		10	Q_E
Q _D [6		9	CLR
GND [7		8	CLK

SN54HC164 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

	INPU	JTS	OUTPUTS								
CLR	CLK	Α	В	QA	Q _B .	Q _H					
L	Х	Х	Х	L	L	L					
н	L	Х	Х	Q _{A0}	Q_{B0}	Q _{H0}					
н	\uparrow	Н	Н	н	Q _{An}	Q _{Gn}					
н	\uparrow	L	Х	L	Q _{An}	Q _{Gn}					
н	\uparrow	Х	L	L	Q _{An}	Q _{Gn}					

FUNCTION TABLE

 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established

 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of CLK: indicates a 1-bit shift




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCLS115B - DECEMBER 1982 - REVISED MAY 1997

logic symbol[†]



 \dagger This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.


logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.



SCLS115B - DECEMBER 1982 - REVISED MAY 1997



typical clear, shift, and clear sequence

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W
N package	
Storage temperature range, T _{stg}	\dots –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS115B - DECEMBER 1982 - REVISED MAY 1997

recommended operating conditions

			SN	SN54HC164 SN74H	54HC164 SN74HC164		SN74HC164		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
	Low-level input voltage	$V_{CC} = 2 V$	0		0.5	0		0.5	
VIL		$V_{CC} = 4.5 V$	0		1.35	0		1.35	V
		$V_{CC} = 6 V$	0		1.8	0		NOM MAX 5 6 0.5	
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
		$V_{CC} = 2 V$	0		1000	0		1000	
tt†	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
ТА	Operating free-air temperature		-55		125	-40		85	°C

[†] If this device is used in the threshold region (from $V_{IL}max = 0.5$ V to $V_{IH}min = 1.5$ V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_t = 1000$ ns and $V_{CC} = 2$ V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	TEST CONDITIONS		Т	A = 25°C	;	SN54H	C164	SN74H	C164	UNIT	
PARAMETER	TEST CC	INDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9		1.9			
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
VOH	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V	
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84			
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34			
				2 V		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1		
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V	
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33		
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33		
lį	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA	
ICC	$V_{I} = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μA	
Ci			2 V to 6 V		3	10		10		10	pF	



SCLS115B - DECEMBER 1982 - REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			, v	T _A =	25°C	SN54F	IC164	SN74F	IC164	UNIT
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	6	0	4.2	0	5	
f _{clock} Clock frequency		4.5 V	0	31	0	21	0	25	MHz	
			6 V	0	36	0	25	0	28	
			2 V	100		150		125		
		CLR low	4.5 V	20		30		25		ns
.	Pulse duration		6 V	17		25		21		
t _w Ρι	Fuise duration	CLK high or low	2 V	80		120		100		115
			4.5 V	16		24		20		
			6 V	14		20		18		
			2 V	100		150		125		
		Data	4.5 V	20		30		25		
	Setup time before CLK1		6 V	17		25		21		
t _{su}	Setup time before CLK		2 V	100		150		125		ns
		CLR inactive	4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	5		5		5		
th	Hold time, data after $CLK\uparrow$		4.5 V	5		5		5		ns
			6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO Vo		Vaa	Т	_ = 25°C	;	SN54H	IC164	SN74H	IC164	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	10		4.2		5		
f _{max}			4.5 V	31	54		21		25		MHz
			6 V	36	62		25		28		
			2 V		140	205		295		255	
^t PHL	CLR	Any Q	4.5 V		28	41		59		51	
			6 V		24	35		51		46	
			2 V		115	175		265		220	ns
^t pd	CLK	Any Q	4.5 V		23	35		53		44	
			6 V		20	30		45		38	
			2 V		38	75		110		95	
tt			4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	135	pF



SCLS115B - DECEMBER 1982 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
- C. For clock inputs, fmax is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated