TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS018

CMOS Dual Complementary Pair Plus Inverter

High-Voltage Types (20-Volt Rating)

■ CD4007UB types are comprised of three n-channel and three p-channel enhancement-type MOS transistors. The transistor elements are accessible through the package terminals to provide a convenient means for constructing the various typical circuits as shown in Fig. 2.

More complex functions are possible using multiple packages. Numbers shown in parentheses indicate terminals that are connected together to form the various configurations listed.

The CD4007UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Applications:


- Extremely high-input impedance amplifiers
- Shapers
- Inverters
- Threshold detector
- Linear amplifiers
- Crystal oscillators

TERMINAL DIAGRAM Top View 02 (P) ORANT 10 14 SUBSTRATES GI(P)ORANH 02 (P) SUBCE 2 13 GI(P) SOURCE 3 12 OS (P) ORANH 02 GATES 3 12 OS (N) ORANH, OS (P) SOURCE 03 (P) ORANH 03 (P) ORANH 02 GATES 10 03 (P) ORANH 5 10 03 GATES 04 GATES 6 9 D3 GATES 10 (N) SOURCE 10 (N) ORANH

9203-24449

Features:

- Standardized symmetrical output characteristics
- Medium Speed Operation tpHL, tpLH = 30 ns (typ.) at 10 V
- 100% tested for quiescent current at 20 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LI	UNITS		
	MIN.	MAX.		
Supply-Voltage Range				
(For T _A = Full Package				
Temperature Range)	3	18	V	

STATIC ELECTRICAL CHARACTERISTICS


CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	Vo (V)			-55 -40 +85 +125				+25 Min. Typ. Max.			
Quiescent Dévice Current,		0,5	5	0.25	0.25	7,5	7.5	_	0.01	0.25	μΑ
		0,10	10	0.5	0.5	15	15	_	0.01	0.5	
IDD Max.	1. 1. – 1.	0,15	15	1	1	30	30	_	0.01	1	
		0,20	20	5	5	150	150	_	0.02	5	
Output Low	0,4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	0.42	-0.36	-0.51	-1	-	mA
	2,5	0,5	5	-2	1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	-5	0.05				-	0	0.05	v
Low-Level,	_	.0;10	10	0.05				-	0	0.05	
VOL Max.	_	0,15	15	0.05				-	0	0.05	
Output Voltage:	_	0,5	5	4.95				4.95	5		
High-Level,	-	0,10	10	9.95				9.95	10	-	
VOH Min.	-	0,15	15	14.95				14.95	15	-	
Input Low Voltage, VIL Max.	4.5	-	5	1				-	-	1	v
	9	-	10	2					—	2	
	13.5	-	15	2.5					—	2.5	
Inpút High Voltage, VIH Mín.	0.5	- 1	5	4			4] `	
	1	-	10	8				8	<u> </u>		
	1.5	-	15	12.5				12.5	-	-	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA

CD4007UB Types

CD4007UB Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ Derate Linearity at $12mW/^{\circ}C$ to $200mW$
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)
STORAGE TEMPERATURE RANGE (Tsig)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max

a) Triple Inverters



9205-15350

(14,2,11); (8,13); (1,5); (7,4,9)

b) 3 -Input NOR Gate 30-



-012

(13,2); (1,11); (12,5,8); (7,4,9)

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 K Ω

CHARACTERISTIC		COND	ITIONS	LIA		
			V _{DD} Volts	Тур.	Max.	
Propagation Delay T		5	55	110		
	tPHL,		10	30	60	ns
	IPLH		15	25	50	1
Transition Time	ՄН , ՄLН		5	100	200	
			10	50	100	ns
			15	40	80	1
Input Capacitance	CIN	Any Input		10	15	pF

۲ 2 \bigcirc D2 (2<mark>03</mark> o, CHOS INPUT PROTECTION NETWORK Â ٠. ₫ PARASITIC AND DI = N[‡] TO P WELL D2= P[‡] TO SUBSTRATE R1 = I-5 KΩ R2= I5-30Ω CMOS OUTPUT PROTECTION NETWORK BETWEEN TERMINAL NOS. 1, 2, 4, 5, 8, 9, 11, 12, 13 AND THE CORRESPONDING DRAINS AND/OR SOURCES OOUTPUT 92CM - 28632 DI Vss

Fig. 1 - Detailed schematic diagram of CD4007UB showing input, output, and parasitic diodes.

c) 3-Input NAND Gate 30



-0 12

(1,12,13); (2,14,11); (4,8); (5,9)



d) Tree (Relay) Logic




Fig. 2 – Sample CMOS logic circuit arrangements using type CD4007UB. COMMERCIAL CMOS HIGH VOLTAGE ICS

3

(6,3,10); (8.5, 12);


(11,14); 7,4,9)

(6,3,10); (13,1,12);


h) Dual Bi-Directional Transmission Gating

(14,2,11); (7,9)








f) High Source-Current Driver



g) High Sink - and Source-Current Driver










Fig. 3 – Typical voltage-transfer characteristics for NAND gate.







Fig. 4 – Typical voltage-transfer characteristics for NOR gate.







3

COMMERCIAL CMOS HIGH VOLTAGE ICs

92CS-28635

DIMENSIONS AND PAD LAYOUT FOR CD4007UBH

3-17

LOAD CAPACITANCE (CL) - pF 92CS-24434RI

Fig. 12 - Typical propagation delay time vs. load capacitance.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mile (10^{-3} inch) .

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated